# Frequency Synthesizer Based on Flying Adder Architecture and Phase Locked Loop

### M. Stork

Department of Applied Electronics and Telecommunications, University of West Bohemia, Plzen, CZ Email: stork@kae.zcu.cz

**Abstract.** Frequency synthesis is one of the most important and most actively researched subjects in the field of VLSI mixed-signal circuit design. Among the existing techniques in this area, phase locked loop fractional architecture is a widely used one for generating frequencies which are not integer multiple of the input reference frequency. Flying-Adder architecture is an emerging technique which is based on a new concept time-average-frequency, to generate frequencies. This paper presents fractional frequency synthesizer architecture based on concept flying-adder and phase locked loop principle. The simulation results concerning this system are presented.

Keywords: Direct Digital Synthesis, Flying Adder, Frequency Synthesis, Phase Locked Loop



Fig. 1. The block diagram of fractional flying adder (FFA) frequency synthesizer consist of: *N*-phase clock generator (frequency  $f_{CLK}$ ), multiplexer MUX, D-flip-flop, digital adder with control frequency word *FW*, register and truncation which convert *n*-bit word to *r*-bit word. Output frequency of FFA is  $f_{FA}$ .

#### 1. Introduction

Along the history of frequency synthesis development, Phase-Lock Loop (PLL) based synthesis method is the mostly used approach. Within this approach, there are several milestone techniques: Integer-N architecture, Fractional-N architecture and Sigma-Delta Fractional-N architecture. Integer-N PLL is commonly used in the cases where frequency requirement is straightforward. Fractional-N PLL is a technique which can generate output frequencies that are fractional multiples of the input reference frequency. This is important step forward from the Integer-N PLL. However, this advancement is accompanied with a serious drawback. It degrades the spectrum purity of the output frequency. To overcome this problem, Sigma-Delta Fractional PLL was developed. The Flying-Adder architecture is an emerging technique in the field of frequency synthesis. The proof of concept was constituted

in 2000. It was built on the foundation of a new concept: Time-Average-Frequency. The theoretical foundation was established in 2008 [1, 2]. The more in-depth study is delivered in [3, 4]. The most distinguished features of this technique are its instantaneous response speed and the capability of generating arbitrary frequency. In this paper, the architecture of fractional flying adder (FFA) is used with conjunction of PLL. Compared to the pure structure FFA frequency synthesizer, the proposed approach can achieve the same frequency resolution with reduced fractional spurs.

#### 2. Frequency Synthesizer Based on Flying Adder Principle

The FFA [3, 4], which is also referred to as direct digital period synthesizer or digital-tofrequency converter (DFC), is an independent frequency synthesis. The FFA shares some functionality with circuits that involve phase-switching prescalers and digital phase accumulators. The block diagram of basic FFA is shown in Fig. 1. The system is driven by the  $N = 2^m$  clock phases with frequency  $f_{CLK}$ , one of which is selected by the *N*-to-1 multiplexer (*MUX*). The rising edges of *MUX*'s output (signal m(t)) is a trigger for the *n*-bit register changing its value from

$$x_{k+1} = (x_k + FW) \mod 2^n \tag{1}$$

where *FW* is the *n*-bit long frequency control word and *k* is integer variable which presents counts of the rising edges of signal m(t). The register value  $x_k$ , is then truncated by taking the first *r*, most significant bits to  $y_k$  according (2).

$$y_k = \frac{x_k}{2^{n-m}} \tag{2}$$

The  $y_k$  controls the *MUX* and therefore chooses the input phase that passes through the *MUX*. The signals m(t) which is a sequence of pulses, or spikes is fed to the D-Flip-Flop which acts as a frequency divider by-2 providing the output signal  $f_{FA}$ .



Fig. 2. Example of multiphase generator (8 phase generator, but only 3 phases are displayed) with phase difference  $\Delta$  among the multiple outputs.

FFA employs a multiphase generator to generate multiple clock signals evenly distributed in a full clock cycle. These same-frequency-but-different-phases clock signals are used to synthesize desired frequency. The synthesized signal is directly related to the phase difference " $\Delta$ " among the multiple outputs from the generator (Fig. 2). The frequency control word *FW* sets the number of  $\Delta$  before the synthesized clock toggles. The frequency of the  $f_{FA}$  is given by the following expression [1]:

$$f_{FA} = \frac{1}{FW \cdot \Delta} = \frac{1}{FW} \frac{1}{f_{CLK} \cdot N} = f_{CLK} \frac{N}{FW}$$
(3)

where *N* is the number of VCO stages. It is important to note that value  $x_k$ , eq. (1) in *Register* is limited to  $2^n$ -1 (function  $mod2^n$ ) and therefore  $y_k$ , eq. (2) is also limited. Unlike the conventional PLL, the FFA consists of digital circuitry such as multiplexers, adders, and flip-flops, thereby resulting in fast switching time and wide tuning range. Specifically, an FFA architecture with an *N*-stage VCO has a frequency range of  $0.5*f_{CLK}$  to  $0.5*N*f_{CLK}$  [5]. Due

to its wide tuning range and instant response time, the FFA frequency synthesizer is highly suitable for many System-on-Chip applications. The frequency control word could be an integer or a fractional number when high frequency resolution is desired. When FW is an integer, the FFA synthesizer can be viewed as a phase divider which can achieve finer resolution than frequency divider does. When FW is a fractional word, the FFA modulates the output frequency to achieve higher resolution. The frequency modulation results in spurious spikes in the frequency spectrum. Although dithering methods can be used to eliminate or effectively reduce the spurs, this approach comes at the cost of increased overall noise.



Fig. 3 and 4. The block diagram of fractional frequency synthesizer which consists of FFA and PLL (left) and output frequency of FFA, as function of control frequency word FW < 4; 31>, for n=5 (right).



Fig. 5 and 6. The time diagram of signals in synthesizer for n=5, r=3, N=8 and control frequency word FW=31. A – 8<sup>th</sup> phase clock  $f_{CLK}$ , B – Register value ( $x_k$ ), C – Truncation value ( $y_k$ ), D – MUX output m(t), E – D Flip-Flop output  $f_{FA}$ , F – PLL output  $f_O$  (left), (zoom of Fig. 5) (right).

### 3. Frequency Synthesizer Based on Flying Adders and PLL

The FFA synthesizer has a wide tuning range and a quick response time but has frequency spurs in the output spectrum when working in the fractional mode to achieve higher resolution. On the other hand, PLL technique can help reduce the spurs but fractional-N PLL architecture is complicated. This work introduces a frequency synthesizer architecture that incorporates the advantages of the FFA and conventional PLL architectures but avoid the drawbacks of each. The block diagram of synthesizer is shown in Fig. 3. This system contain also frequency control block which is used for coarse frequency setting in *N*-phase clock (signal *FPC*) and also in PLL (signal *FPLL*) and fine frequency setting (signal *FW*) connected to FFA. For coarse frequency setting the different principles can be used (depends on the types of system, e.g. oscillator switching etc.) and aren't described in this paper. The simulation results for 8 phase clock (*N*=8), 8 input *MUX* (3 bit address, *r*=3), 5 bit register (*n*=5) and conventional PLL with charge pump phase detector and voltage controlled oscillator with sinus signal output are presented. The output frequency of *FFA*, as function of

control frequency word FW (for n=5, r=3) is shown in Fig. 4. The FW step is 1, size of <4; 31>. For better frequency resolution is possible to extend register, (increase of n), which means extend floating part of the number. The FFA architecture can generate any frequency, providing that there are sufficient fraction bits in the accumulator-register. On the other hand, the pulses on FFA output aren't equally distributed. The time diagram of signals in synthesizer are shown in Fig. 5 and zoom of this figure is shown in Fig. 6. The example of frequency spectrum of FFA without PLL is shown in Fig. 7. The comparison of previous results to proposed synthesizer (with PLL) is shown in Fig. 8. The spurious spikes of FFA are filtered by PLL low-pass filter.



Fig. 7 and 8. The frequency spectrum of flying adder output  $f_{FA}$ , without PLL (left) and frequency spectrum of synthesizer output  $f_O$  with PLL (right)..

### 4. Conclusions

In this paper, a simple frequency synthesizer with reduced fractional spurs has been presented and simulated. The proposed approach uses Flying-Adder technique in cooperation with Phase Locked Loop. The tradeoff of this approach is that Flying-Adder loses its "instant response" advantage, because in a Phase Locked Loop low-pass filter is included.

## Acknowledgements

Milan Stork's participation in preparing this paper has been supported by: Department of Applied Electronic and Telecommunication, University of West Bohemia, Plzen, CZ

## References

- [1] XIU, L. The Concept of Time-Average-Frequency and Mathematical Analysis of Flying-Adder Frequency Synthesis Architecture. *IEEE Circuit And System Magazine*, 2008, Sept., 3rd quarter, pp.27-51.
- [2] XIU, L. A Flying-Adder PLL Technique Enabling Novel Approaches for Video/Graphic Applications. *IEEE Trans. on Consumer Electronic.*, 2008, vol. 54, pp.591-599.
- [3] SOTIRADIS, P. Theory of Flying-Adder Frequency Synthesizers, Part I: Modeling, Signals' Periods and Output Average frequency, *IEEE Transactions on Circuits and Systems*—*I*, 2010, vol. 57, no. 8, pp. 1935-1948.
- [4] SOTIRADIS, P. Theory of Flying-Adder Frequency Synthesizers, Part II: Time and Frequency Domain Properties of the Output Signal. *IEEE Transactions on Circuits and Systems*—*I*, 2010, vol. 57, no. 8, pp. 1949-1963.
- [5] Xiu, L., Zhihong, Y. A New Frequency Synthesis Method Based on Flying-Adder Architecture. *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Processing*, 2003, vol. 50, no. 3, pp. 130-134.